Abstract: A 1K-bit phase change random access memory (PCRAM) with improved periphery circuits for better reliable operations has been successfully developed in 130 nm CMOS technology. A flexible write driver is proposed to provide a novel continuous step-down pulses by studying programming strategies while a reliable read circuit is designed by investigating the special transition characteristics of PCRAM, leading to an effective write operation and a non-destructive read operation without any additional changes of the storage states. In addition, a large sense margin has been achieved and the read results corresponding well with the write operations, which demonstrate the influences of technology variations have been considerably decreased with the proposed periphery circuits.
Introduction
Traditional embedded non-volatile memory (NVM) technologies such as dominantly Flash memory suffers from scalability and performance limits [1] . PCRAM presents several advantages compared with other NVM memories, including high density, bit alterability, fast access, and compatibility with standard CMOS technology [2, 3] . Therefore, PCRAM has been considered to be one of the most promising alternatives in memory applications.
However, PCRAM is still challenging for its reliability enhancement [4, 5] . Recently, some methods have been proposed to improve the reliability of PCRAM by studying the material characteristics and improving the fabrication process. S.J Ahn et al. introduced a 2-step chemical mechanical polishing (CMP) process and a ring-shaped contact structure to achieve a highly reliable 50 nm contact cell technology for PCRAM applications [6] . C. Sandhya et al. improved the chip reliability by carefully controlling the doping parameters on GeTe with Boron [7] . However, these previous work were usually rooted in the material properties which may decrease the scalability of the standard fabrication process. Moreover, the optimization for the fabrication process requires a fairly high cost. A more mature and feasible optimization is to improve the periphery driver circuits to meet the need of reliability, because the circuit design theory and its standard fabrication process have been developed for decades, which potentially ensure a high product yield.
In this paper, we propose and demonstrate a highly reliable PCRAM chip from point of the periphery circuit design by investigating the properties of a single PCRAM cell to find out the causes of the unreliability for a chip. Our design of a 1K-bit PCRAM chip based on 130 nm CMOS technology is verified and characterized by the measurement, which exhibits that the fabricated chip features a high resistance discrepancy between the two storage states with reliable write and read operations.
Single cell measurements
The storage mechanism of the PCRAM is based on reversible phase change transitions of a chalcogenide alloy (Ge 2 Sb 2 Te 5 , GST) between a high resistance in the amorphous state (reset state) and a low resistance in the crystalline state (set state) [8] . Therefore, it is essentially critical to achieve a large resistance contrast between the reset state and the set state for improving the reliability of both write and read operations.
First, we perform a test for the single cell to study its characteristics which may affect the periphery circuit design. Fig. 1(a) shows the R-I curve of the sample cells selected from different array portions on one wafer, where all the cells have been initially reset to almost the same amorphous state to accurately characterize the following set and reset processes for PCRAM cells. The rectangular pulse width for R-I tests is set to be 500 ns. For the case of reset process, a better resistance uniformity is achieved with a higher reset current. While for the case of set process, with the conventional rectangular programming pulse, the optimal set currents of the four cells are different. Moreover, the optimal set current (i.e., 1 mA) of cell D will result in an undesired reset operation for cell A. Therefore, although the reset process provided by a high electrical pulse could meet the performance requirements, it is reasonably difficult to program all the memory units to a fully crystalline state [9] , especially in a high-density memory array. Fig. 1(b) shows the I-V characteristics of a PCRAM cell. One can note that there is a negative resistance region which indicates the phase transition from the initially amorphous state to the crystalline state. When the voltage reaches a threshold voltage V T 0:55 V, the resistance will be suddenly decreased. Therefore, if the read sense voltage is higher than V T , the phase change material (PCM) will change into the set state and then an error occurs [10] . In order to determine the safe sense voltage for read operations, a collection of threshold voltages are achieved by the I-V test with 1K bits PCRAM cells selected from different array portions on one wafer. As shown in Fig. 1(c) , the lowest V T of the tested cells is ∼0.5 V, which means the read voltage for sensing the resistance of memory cells should be at least lower than 0.5 V.
Since the fabrication deviation exists across the PCRAM array, the optimal set current with conventional programming techniques and the threshold voltage usually vary from cell to cell. The above single cell tests reveal that an undesired reset operation may occur with traditional rectangular set pulses, and the read mechanism should be appropriately chosen in case of an additional set operation. The design of periphery circuits for avoiding the mentioned unreliable factors resulting from technology variations will be elaborated in the following section.
Periphery circuits design
A write driver for PCRAM is utilized to generate suitable current pulses for programming. As mentioned above, the most challenging part of the write driver design is to generate optimal pulses for the set process. The traditional approach is to apply a rectangular pulse (Shape A) which has lower amplitude than the reset programming pulse and remains a sufficient duration to crystallize the PCM, as shown in Fig. 2(a) . However, since the fabrication and parasitic parameters vary across the cells of the PCRAM array, the cells whose set windows are not aligned to the injected constant electrical pulse cannot be completely crystallized and thus a set failure will occur, as shown in Fig. 1(a) . Some quenching technologies with different pulse shapes have been recently demonstrated [11, 12, 13] , as shown in Fig. 2(a) . In this paper, we propose a new shape of set pulse developed from these previous work and the set-pulse shape is designed more properly than previous quenching technologies. The new set pulse is characterized by a continues step-down pulse for more efficient heating compared to the digital control quenching (Shape B) which sacrifices write time for pauses [11] . In addition, compared to the slope quenching technique (Shape C) [12, 13] , the new pulse features two parts where the first part is characterized by high current with short width and the second part is characterized by long width with falling steps. Moreover, the relatively high current of the first step will contribute to fast heating and reducing cell variations of the memory array. In addition, the second part of the new step-down pulse is characterized by seven steps to sweep around the crystalline points of PCRAM cells more effectively. Fig. 2(b) shows the schematic of the proposed write driver which consists of a pulse-width generator and a pulse-height generator. After the rise edge of W_En reaches, the counter starts working until the result of the counter matches the established width parameter. Therefore, a tunable rectangular pulse based on the width parameter is generated. The pulses of the switch signals K0-K8 are described in Fig. 2(c) . One can see that the amplitudes of K0-K8 are based on the input data 'Data_In'. If Data_In = 1, the reset mode starts working and the signal 'K0' will be activated to generate a tunable rectangular pulse. If Data_In = 0, the set mode starts working and the other eight signals 'K1'-'K8' will be activated to generate eight tunable rectangular pulses. In the pulse-height generator, a current mirror is used to replicate the current from a reference current which is generated by V ref . Therefore, a programming pulse I p with variable width and height is generated to find the optimal programming parameters. Meanwhile, in order to cover different set programming windows from cell to cell, a continuous step-down pulse is achieved for better write performance, as shown in Fig. 2(c) .
The design of the read sense amplifier is critical, because its property will affect the reliability of the whole PCRAM chip. As mentioned above, the read sense amplifier is designed to achieve a non-destructive read operation. In our design, the read operation of the PCRAM is realized by sensing the resistance of the PCRAM cell based on an established sense voltage. Fig. 2(d) shows the schematic of the read circuit which consists of two parts: a differential amplifier circuit and an output circuit. And Fig. 2(e) shows the timing diagram of the read operation. During the read circuit design, several details have been considered including the topology of the sense amplifier, the method of nondestructive read and the dimensions of transistors. Compared to the traditional asymmetric sense amplifier which is significantly affected by a systematic offset [14] , we use a fully differential sense amplifier topology to avoid a systematic offset and achieve a fast response of sensing the difference between I r and I ref . During the read operation, we apply a low voltage of ∼300 mV to the selected phase change cell to avoid the additional set operation as well as assure a high read speed. Meanwhile, the differential amplifier circuit extracts the current from the selected PCRAM cell and a reference, and the reference resistance R ref is adjustable to find the optimal parameter to distinguish resistances between the set state and the reset state. The output circuit functions as a voltage comparator, which changes a largeswing differential signal to a full-swing single output. Fig. 3(a) shows the simulated waveforms during read operations. When R < R ref , the current I r is larger than I ref , thus the V2 node is charged into a relatively high voltage while the V1 node is discharged into a relatively low voltage. And the low V1 voltage contributes to a high voltage level of V3. Thus M16 and M15 will be switched on and off, respectively due to a high V3 voltage. In addition, a relatively high V2 will turn on M18 but turn off M17. Therefore, a discharging path to the ground is generated for the V4 node with a charging path to the supply voltage (3.3 V) cut-off, as shown in Fig. 3(b) . On the contrary, when R > R ref , a charging path to the supply voltage is achieved for the V4 node with a discharging path to the ground cut-off, as shown in Fig. 3(c) . The above simulation results prove that the proposed voltage comparator correctly senses the voltages of V1 and V2, and then makes a comparison. In addition, two series inverters are used to lock and keep the read out data which will be stable after completing the current sensing and voltage comparison. The signal 'Latch' is used to latch the readout data effectively, as shown in Fig. 2(e) .
It should be pointed out that, during the circuit design, several design details have been considered to avoid the current flowing through M13, M14, M15 and M16 for the correct operation of the voltage comparator, as shown in Fig. 2(d) . Firstly, the edge of V1 is sharp enough to avoid turning on M15 and M16 simultaneously. Therefore, we minimize the drain capacitances of M2 and M6. In addition, as V1 is generated from the difference between I r and I ref , a large difference between the two states will lead to a fast response of V1. Secondly, the dimensions of M13, M14, M15 and M16 are properly designed to achieve a large difference between the switching thresholds of the two inverters composed of these four transistors. Therefore, these two inverters will not switch on at the same time and the correct operation of the voltage comparator is confirmed. 
Chip measurement results
A 1K-bit PCRAM chip with improved periphery circuits for multiple programmable applications has been developed based on 130 nm CMOS technology. Fig. 4(a) shows the resistance distributions based on two different set programming strategies: the traditional rectangular pulse and the proposed step-down pulse. We set 850 µA to the first step of the step-down pulse to heat the phase change material quickly and make the array cells in a highly uniform state. For a better comparison, the set programming current of the traditional rectangular programming method applied to the selected phase change cells is also 850 µA, which is a typical value for programming based on 130 nm CMOS technology [15] . Meanwhile, the resistance distribution test is achieved based on different set programming durations, which are 750 ns, 1100 ns and 1500 ns respectively. It is obviously noted that, after the set operation based on the proposed step-down pulse, the resistances of the phase change cells are more centralized in the region with lower value, as shown in Fig. 4(a) . As a consequence, the proposed step-down pulse decrease the effect of technology variations and completely sets the phase change cells, which indicates that a larger sense margin can be realized by the proposed write driver with stepdown pulses. The sense margin is defined as the difference between the minimum reset resistance and the maximum set resistance (R min reset =R max set ). And the nonuniformity of set resistances is defined as the ratio between the maximum and minimum set resistance (R max set =R min set ). Fig. 4(b) shows the sense margin and nonuniformity of set resistances with different set time, respectively. It can be seen that both the sense margin and uniformity are decreased with the set time decreasing. When the set time is set to ∼200 ns, a distinction between the two storage states can be achieved with the sense margin >1. However, the resistance of these two states is not stable during write cycles [16, 17] , and the resistance fluctuation will result in write failures due to the small distinction between the two states. In addition, a relatively large sense margin should be confirmed for read circuit to accurately sense the difference between the two storage states. Since faster write speed can be achieved at the cost of less reliability and our design is dedicated to realizing a highly reliable chip for multiple time programmable applications, the set pulse with set time of 600 ns-750 ns is chosen here to keep write reliability as well as an acceptable write speed. 5 shows the test result for the read ability as well as the resistance distributions after the optimized set and reset programming in a PCRAM array. A rectangular write programming pulse (600 ns, 850 µA) is initially applied to decentralize the resistance of the PCRAM array, followed by the read function test to measure the resistance resolution. From the test result, one can see that when the resistance of the phase change cell is >45 KΩ, the chip outputs data '1'. While for the resistance of <45 KΩ, the chip outputs data '0'. Therefore, the reliable read operation can be achieved when the resistance of reset state is larger than 45 KΩ with the resistance of set state smaller than 45 KΩ. As shown in the inset of Fig. 5 , the set resistances are concentrated on the range from about 1 KΩ to 10 KΩ, while the reset resistances are concentrated on the range from about 1 MΩ to 25 MΩ. Based on some typical programming parameters chosen for 130 nm CMOS technology [15, 18] , here we use (750 ns, 850 µA) and (200 ns, 2 mA) for set and reset process, respectively. This result implies that the minimum ratio of the reset/set resistance achieves about 2 orders of magnitude which means a large sense margin between the two states. Such a high sense margin can ensure the read data corresponding well with the previous write data and thus a high bit yield of chip can be achieved.
Conclusion
A 1K-bit PCRAM chip with improved periphery circuits for multiple-time programmable applications has been demonstrated based on 130 nm CMOS technology. Considering the deviations of the fabrication and parasitic effects across the PCRAM array cells, a flexible write driver is designed to generate a new step-down pulse to increase the set operation reliability after studying the characteristics of the PCRAM cell. Meanwhile, a novel read circuit is proposed based on a nondestructive design to avoid an additional set operation. The chip reliability is further verified by the characterization of the measurement of the chip. The sense margin of reset/set resistance achieves about 2 orders of magnitude. Moreover, the read operation and the write operation coordinates well with each other, which implies the highly reliable operations have been achieved for PCRAM chips. Therefore, the effects of technology variations among PCRAM cells can be effectively decreased with the proposed periphery circuits. 
